



SEARCH [Advanced Search](#)

[Tech Rooms ▼](#)
[News](#)
[Products](#)
[Technical Articles](#)
[App Notes](#)
[eeTV](#)
[Forum](#)
[Blogs](#)
[White Papers](#)
[Datasheets](#)
[Webinars](#)

Stay in touch with EE Times Asia



EE Times-Asia > EDA/IP

EDA/IP??


Posted: 12 Feb 2015 22:20 Print Version ? SHARE

Keywords:[DDR Explorer](#)? [RTL](#)? [DRAM](#)? [DesignWare](#)?

Synopsys Inc. unveiled the DesignWare [DDR Explorer](#) performance analysis tool, which enables designers to quickly optimise Synopsys' DesignWare Enhanced Universal DDR Memory Controller (uMCTL2) for performance, power and cost.

Using DDR Explorer, designers can analyse their DDR memory sub-system and optimise their architecture to increase efficiency by up to 20 per cent, while achieving 10 times faster turnaround time compared to RTL analysis. With the graphical simulation and analysis provided by DDR Explorer, designers can quickly select the right memory type for the lowest bill of material (BOM) cost and system power. DDR Explorer supports all of the industry standard [DRAM](#) interfaces for mobile and enterprise applications, including LPDDR2, LPDDR3, DDR2, DDR3 and DDR4.

DDR Explorer integrates a transaction-level architecture model of the DesignWare DDR Enhanced Universal Memory Controller with a graphical simulation and analysis environment that enables designers to define, run and analyse hundreds of scenarios to identify the best memory controller configuration. RTL-based performance checking, while required for final validation, typically has longer turnaround times and limits the practical number of design explorations during a project to fewer than 25. DDR Explorer enables thorough performance and power sensitivity analysis for over 250 simulations in the same amount of time.



By identifying heavy traffic conditions and bottlenecks, designers can explore the DDR memory controller parameter configurations and register settings to optimise the DDR memory performance. This results in up to 20 per cent greater memory efficiency, lower power consumption and lower memory cost, without sacrificing other memory performance requirements. The optimised configuration from DDR Explorer is used for DDR memory controller RTL IP configuration and performance validation, speeding the implementation and verification of the IP.

Top Ranked Articles

[Kycocera, FotoNation to equip autonomous cars with AI cameras](#)
[Didi gives Apple a lift: \\$1B buys ticket for ride-sharing](#)
[Lego-like electronic bricks redefines 'playing with blocks'](#)

High-quality Articles

Whitepaper

Coding Safe and Secure Applications, part 1: processes

The debate about safety and security concerns in high integrity software applications is a hot topic of discussion in modern software management.

Build Small, Lighter Power Systems by Eliminating Bulk Capacitance

For many equipment, the size and weight of electronic systems is a critical requirement. This is particularly obvious in applications such as aerospace.

Webinars



Visit [Asia Webinars](#) to learn about the latest in technology and get practical design tips.



votes: ? [Add to Favorites](#)

Mixed-signal ASIC cuts BOM for space...

CAD software reduces industrial equi...

Article Comments - Synopsys rolls out DDR Explorer for ...

Username: Visitor (To avoid code verification, simply [login](#) or [register](#) with us. It is fast and free!)

Comments:??

*? You can enter [0] more charecters.

***Verify code:**



SUBMIT

Looking for other information? ?

SEARCH

[Related Info](#)

What is RTL?

RTL stands for Register Transfer Level. It is a high-level hardware description language (HDL) used for defining digital circuits. The most popular RTL languages are VHDL and Verilog.

?

?

Read the latest news, trends and analysis

By Type

News & Trends
New Products
Technical Solutions
Application Notes

By Department

In Asia
Tear Down
Vital Signs
Tech Watch
Job Openings

By Technology

Amplifiers/Converters
Controls/MCUs
EDA/IP
Embedded
FPGAs/PLDs
Interface
Manufacturing/Packaging
Memory/Storage

Networks
Optoelectronics/Displays
Power/Alternative Energy
Processors/DSPs
RF/Microwave
Sensors/MEMS
Test & Measurement

Learn design techniques

Webinars
Videos on eeTV
Whitepapers

Share your viewpoint

Expert Blogs
Forums

Get support

Site Map

Stay in touch with us

E-mail Alerts
Facebook
Twitter

Partner with us

Submit News
Contribute Tech Content

EE Times Global Network: EE Times India | 臺灣環宇 = 滑機總 | 閩海環宇 = 源碼集 | EE Times Europe | EE Times Japan | EE Times US

EDN Global Network: EDN Asia | 臺灣環宇? 總? 總? 總? | 閩海環宇? 源碼6環? | EDN Japan | EDN US

Other eMedia Asia Sites: 鐮介機臺環宇總機 | 總機總機紅綉 | Datasheets China | IIC China



Copyright ? 2016 UBM Asia Ltd. All rights reserved.

[Back to Top](#)